Topic outline

  • Welcome to Digital Electronics Lab


  • Let's Started

  • Week 1: Basic Logic Gate

    • View Post replies: 1 Make forum posts: 1
    • View Make a submission
  • Week 2: Universal Logic Gate

  • Week 3: Parity Generator & Checker Demorgan's Law

    • View Make a submission
    • View Make a submission
  • Week 4: Assessment 1

  • Week 5: Half Adder

  • Week 6: Full Adder

    • View Make a submission
  • Week 7: Mid Term Exam

  • Week 8: Decoder

  • Week 9: Encoder

  • Week 10: Assessment 2

  • Week 11: Multiplexer

  • Week 12: SR Latch

  • Week 13: Lab Final

  • Week 14: Final Exam