Topic outline

  • Welcome to Digital Electronics

    cover



    Dear Students,

    Welcome to the Spring 2021 Semester!

    Hope you all are safe in this pandemic situation. We are waiting to see our beloved green campus. I am here to help you all as per your needs. 

    We will cooperate each other to do something better.

  • Let's Started


    • Course Rationale

      Digital Electronics course provides an introduction to the control of engineering systems using programmable logic, with specific focus on programmable logic devices. Within this context it introduces the fundamentals of digital logic, digital arithmetic, programmable logic and computer architecture. Research skills and aspects of professional practice are developed through group-based assignments. It emphasizes on techniques to design, analyse, plan, and implement complex digital systems.

      Course Objective

      The goal is to teach independently or work in a team to build simple logic circuits using basic gates as well as able to simplify Boolean functions by using the basic Boolean properties. Another goal is to teach how to design simple combinational logics using basic gates and to optimize Boolean logic using Karnaugh maps, even considering "don't care" condition. The course will also introduce the basic sequential logic components: SR Latch, D Flip-Flop and their usage and make the students able to analyse sequential logic circuits.

      Course Outcomes (CO’s)

      CO1

      Able to perform the conversion among different number systems. Be introduced to basic logic gates- AND, OR and NOT, XOR, XNOR and be able to build simple logic circuits using basic gates.

      CO2

      To implement the basic properties of Boolean algebra to simplify Boolean functions and construct circuits from them.

      CO3

      Able to minimize the Boolean functions using Karnaugh maps and “don’t care” condition. Consequently a student can then design any combinational circuits based on the real life scenarios.

      CO4

      To learn basic sequential logic components such as SR Latch, D Flip-Flop, JK Flip-Flop and their usage.


      Grading Scheme

      Class_Attendance : 7%
      Class Test/Quiz: 15%
      Class_Assignment: 5%
       Presentation (Using Video/ppt): 8%
      Midterm Exam: 25%
      Final Exam: 40%

      (Attendance: will be based on class attendance and weekly feedback; 
      Class Test: will be based on BLC online Test;
       Assignment and Presentation: Based on individual work;
      Mid and Final Exam: Open book, case studies;)

    • Academic Honesty

      1. Ensure Plagiarism <15%.
      2. Reflect Self Understanding.
      3. Avoid all unfair means to ensure growth of your positive mindset.

    • Course Outline Page
    • Reference Text Book Folder

      Textbook

              1. Digital Systems-Principles and Application- Tocci (10th Edition)

      2. Digital Fundamentals- Floyd(8th Edition)

      Reference Books

              1. Digital Logic Design – Morris Mano (5th Edition)


    • Quick Access Activities

      Quiz 1   
      Quiz 2   
      Quiz 3   
      Assignment 
      Presentation
      WEEK: WK1, WK2, WK3, WK4, WK5, WK6, WK7, WK8, WK9, WK10, WK11, WK12, WK13, WK14

  • Week 1: Introduction



    • Week 1: Introduction


      Topics of discussion:

      Lesson 1 

      ·       Introduction to the word “Digital” and Number System Conversions.
       ·        BCD (Binary Coded Decimal) Code.

      Expected Outcome:
      ·        Able to perform the conversion among different number systems.

      Book Chapter:
      ·  Chapter 1, Digital Logic Design –By  Morris Mano.

    • Lecture Materials 

      1. Number System .ppt

    • Exercise: 

      1. Convert the binary number 1101101001110101 to hex. 

      2. Convert the hex number D8C7 to binary. 

      3. 10101101 in binary is equal to ______ in hexadecimal and ______ in decimal.

      4. 101 in octal is equal to _____ in decimal and ______ in hexadecimal.


    • Exercise submission Assignment
      Opened: Saturday, 30 October 2021, 12:00 AM
      Due: Saturday, 6 November 2021, 12:00 AM
      View Make a submission
    • Discussion Forum
      View Make forum posts: 1

  • Week 2: Logic Gate



    • Week 2: Logic Gate


      Topics of discussion:

      Lesson 2

      ·  Error detecting code (Parity bit)
      ·  Boolean Algebra and Logic Gates

      Expected Outcome:
      ·  Be introduced to basic logic gates- AND, OR and NOT, XOR, XNOR  and a ble to build simple logic circuits .

      Book Chapter:
      ·  Chapter 2, Digital Logic Design –By  Morris Mano.

    • Lecture Materials 

      1. Boolean Algebra
      2. Logic Gates 

    • Exercise on Week 2 Assignment
      View Make a submission

      Design circuit from following Boolean expressions.



    • Discussion Forum
      View Make forum posts: 1

  • Week 3: Standard Forms



    • Week 3: Standard Forms


      Topics of discussion:

      Lesson 3

      ·  Boolean Function simplification and Standard Forms.
      ·  Implementing circuit from Boolean expression.

      Expected Outcome:
      ·  A ble to solve simple boolean function based logical and mathematical problems .

      Book Chapter:
      ·  Chapter 2, Digital Logic Design –By  Morris Mano.

    • Lecture Materials 

      1. Standard Forms

    • Discussion Forum
      View Make forum posts: 1

  • Week 4: Universal gate



    • Week 4: Universal Gate


      Topics of discussion:

      Lesson 4

      ·  Universality of NAND and NOR gates, an implementation using universal gates.

      .  K-map Basic

      Expected Outcome:
      ·  A ble to solve logical and mathematical problems of universal gates.

      Book Chapter:
      ·  Chapter 3, Digital Logic Design –By  Morris Mano.

    • Lecture Materials 

    • Discussion Forum
      View Make forum posts: 1

  • Week 5: K-Map


  • Quiz 1

    • Quiz 1
      Opened: Sunday, 7 November 2021, 4:30 PM
      Closed: Sunday, 7 November 2021, 5:30 PM
      View

  • Week 6: Adder and Subtractor


  • Week 7 : MID Term Exam


    • Mid Syllabus: W1-W6

      1. Number Conversion 

      2. BCD Number System

      3.  Logic gate (Basic and Universal Logic Gate)

      4. Standard Forms

      5. K-Map

      6. Boolean Function Simplification

      7. Truth Table to Circuit (Combinational Circuit)

      8. Half Adder and Full Adder

      Midterm Examination Guideline


      Instructions:

      * You need to download (1) ExamPaper.pdf (Question) and (2) Midterm Answer Script.doc.

      * Save your answer script as pdf with your ID e.g. CSE223-O1-192-15-12345-mid.pdf (Course Code-Section-Student ID)

      * No copy text or code or any from Internet as this will be detected by DIU BLC system plagiarism checker and this will lead to negative marking by the system.

       Best of Luck

    • Submit your Answer Assignment
      Opened: Sunday, 14 November 2021, 1:30 PM
      Due: Sunday, 14 November 2021, 4:00 PM
      View Make a submission

  • Presentation

  • Week 8: Decoder



    • Week 8: Decoder


      Topics of discussion:

      Lesson 8

      ·  Decoder (Definition, Truth Table, Block Diagram, Circuit Diagram, Implementation)
      .  Full adder from Decoder
      .  Half-Adder from Decoder

      Expected Outcome:
      ·  A  student can consequently design data transmission circuits as decoder.

      Book Chapter:
      ·  Chapter 5, Digital Logic Design –By  Morris Mano.

    • Lecture Materials 

      1. Decoder

  • Week 9: Encoder



    • Week 9: Encoder


      Topics of discussion:

      Lesson  9

      ·  Encoder (Definition, Truth Table, Block Diagram, Circuit Diagram, Implementation) 
      ·  Priority Encoder

      Expected Outcome:
      ·  A  student can consequently design data transmission circuits as Encoder.

      Book Chapter:
      ·  Chapter 5, Digital Logic Design –By  Morris Mano.

    • Lecture Materials 

      1. Encoder

    • Lecture on Encoder


    • Reference Materials


      1.

      2.

  • Week 10: Multiplexer



    • Week 10: Multiplexer

      Topics of discussion:

      Lesson  10

      ·  Multiplexer (Definition, Truth Table, Block Diagram), 
      .   Function Implementation using Multiplexer

      .  Review data transmission circuits

      Expected Outcome:
      ·  A  student can consequently design data transmission circuits as Multiplexer.
      .  Perform exercise on circuit implementation to transmit data

      Book Chapter:
      ·  Chapter 5, Digital Logic Design –By  Morris Mano.

    • Lecture Materials 

      1. Multiplexer_Task

      2. MUX Example 

    • Self-Test 


  • Quiz-2

    • Quiz-2
      Opened: Monday, 13 December 2021, 7:00 PM
      Closed: Monday, 13 December 2021, 8:00 PM
      View

  • Week 11: SR Latch and Flip Flop


  • Week 12: Presentation



    • Presentation1 Assignment
      Opened: Wednesday, 1 December 2021, 12:00 AM
      Due: Monday, 10 January 2022, 12:00 PM
      Restricted Not available unless: The activity (Missing activity) is marked complete

      Upload Your Video Presentation.

      1. Prepare a ppt with a maximum of 10 slides.
      2. Add voice narration and send the recorded ppt with voice narration (provide google drive link) 
      3. Presentation Duration: 3-4 Minutes (Max)

  • Week 13: Review Class



    • Review Class

      Topics of discussion:

      Lesson  13

      - Decoder
      - Applications of Decoder
      - Encoder
      - Multiplexer
       - Flip Flop
      - Applications of Multiplexer

  • Week 14: Final Exam


    • Final Exam Syllabus: W6-W11

      1. Truth Table to Circuit (Combinational Circuit and Sequential Circuit)

      2. Half Adder and Full Adder

      3. Decoder 

      4. Encoder

      5. Multiplexer (MUX)

      6. SR latch, SR, JK Flip Flop


      Instructions:

      * You need to download (1) ExamPaper.pdf (Question) and (2) FinalExam Answer Script.doc.

      * Save your answer script as pdf with your ID e.g. CSE223-O1-192-15-12345-mid.pdf (Course Code-Section-Student ID)

      * No copy text or code or any from Internet as this will be detected by DIU BLC system plagiarism checker and this will lead to negative marking by the system.

       Best of Luck